

Chapter 2 TMS320C6000 Architectural Overview


Learning Objectives


- Describe C6000 CPU architecture.
- Introduce some basic instructions.
- Describe the C6000 memory map.
- Provide an overview of the peripherals.


nter 2 - Slide 2 Dr. Naim Delmonn, Bristol University. (c) Texas Instruments 2000







































































































5. Make the branch conditional based on the value in the loop counter What is the syntax for making instruction conditional? [condition] Instruction Label e.g. [B1] B loop (1) The condition can be one of the following registers: A1, A2, B0, B1, B2. (2) Any instruction can be conditional.



















Syntax	Description	Pointer Modified
*R	Pointer	No
*+R[disp]	+ Pre-offset	No
*-R[disp]	- Pre-offset	No
and RESTORED to	their previous values.	


Syntax	Description	Pointer Modified
*R	Pointer	No
*+R[disp]	+ Pre-offset	No
*-R[disp]	- Pre-offset	No
*++R[disp]	Pre-increment	Yes
*R[disp]	Pre-decrement	Yes
•	nters are modified BEF(


Syntax	Description	Pointer Modified	
*R	Pointer	No	
*+R[disp]	+ Pre-offset	No	
*-R[disp]	- Pre-offset	No	
*++R[disp]	Pre-increment	Yes	
*R[disp]	Pre-decrement	Yes	
*R++[disp]	Post-increment	Yes	
*R[disp]	Post-decrement	Yes	
*R[disp] this case the poin		Yes R being used	


Syntax	Description	Pointer Modified	
*R	Pointer	No	
*+R[disp]	+ Pre-offset	No	
*-R[disp]	- Pre-offset	No	
++R[disp]	Pre-increment	Yes	
R[disp]	Pre-decrement	Yes	
'R++[disp]	Post-increment	Yes	
R[disp]	Post-decrement	Yes	






























Data Cross Paths Data cross paths can also be referred to as register file cross paths. These cross paths allow operands from one side to be used by the other side. There are only two cross paths: one path which conveys data from side B to side A, 1X. one path which conveys data from side A to side B, 2X.





Data Cross Paths Data cross paths only apply to the .L, .S and .M units. The data cross paths are very useful, however there are some limitations in their use.



































Cross Paths - Summary

✓ Data

- Destination register on same side as unit.
- Source registers up to one cross path per execute packet per side.
- Use "x" to indicate cross-path.

✓ Address

- Pointer must be on same side as unit.
- Data can be transferred to/from either side.
- Parallel accesses: both cross or neither cross.
- **✓** Conditionals <u>Don't</u> Use Cross Paths.

Code Review (using side A only) MVK .S1 40, A2 ; **A2** = **40**, loop count *A5++, A0 loop: LDH .D1 ; A0 = a(n)*A6++, A1 ; A1 - x(n)LDH .D1 MPY .M1 A0, A1, A3 ; A3 = a(n) * x(n)ADD .L1 A3, A4, A4 ; Y = Y + A3**SUB** .L1 A2, 1, A2 ; decrement loop count [A2] B .S1 loop ; if $A2 \neq 0$, branch STH A4, *A7 ; *A7 = Y Note: Assume that A4 was previously cleared and the pointers are initialised.

Let us have a look at the final details concerning the functional units.

Consider first the case of the .L and .S units.

Dr. Naim Dahnoun, Bristol University. (c) Texas Instruments


Operands - 32/40-bit Register, 5-bit Constant


- Operands can be:
 - 5-bit constants (or 16-bit for MVKL and MVKH).
 - 32-bit registers.
 - 40-bit Registers.
- However, we have seen that registers are only 32-bit.


So where do the 40-bit registers come from?


Operands - 32/40-bit Register, 5-bit Constant A 40-bit register can be obtained by concatenating two registers. However, there are 3 conditions that need to be respected: The registers must be from the same side. The first register must be even and the second odd. The registers must be consecutive.













































Devices		Internal		EMIFA	EMIFB
C6201, C6701 C6204, C6205	P D	=	64 kB 64 kB		
C6202	P D		52M Bytes N/A (32-bits wide)	N/A	
C6203		384 kB 512 kB			
C6211 C6711	L1P = L1D = L2 =		128M Bytes (32-bits wide)		
C6712				4 kB 64 kB	64M Bytes (16-bits wide)
C6713	L1P L1D L2	= = =	4 kB 4 kB 256 kB	128M Bytes (32-bits wide)	N/A
C6411 DM642	L1P L1D L2	= = =	16 kB 16 kB 256 kB	128M Bytes (32-bits wide)	N/A
C6414 C6415 C6416	L1P L1D L2	= =	16 kB 16 kB 1 MB	256M Bytes (64-bits wide)	64M Bytes (16-bits wid


Devices	Internal (L2)	External
C6211 C6711 C6713	64 kB	512M (32-bit wide)
C6712	256 kB	512M (16-bit wide)
Devices	Internal (L2)	External
C6414 C6415 C6416	1 MB	A: 1GB (64-bit) B: 256kB (16-bit)
DM642	256 kB	1GB (64-bit)
C6411	256 kB	256MB (32-bit



































































5. Coding Problems (cont'd) d. A2 = A0² + A1 e. If (B1 ≠ 0) then B2 = B5 * B6 f. A2 = A0 * A1 + 10 g. Load an *unsigned* constant (19ABCh) into register A6.



Module 1 Exam (solution) 1. Functional Units a. How many can perform an ADD? Name them. six; .L1, .L2, .D1, .D2, .S1, .S2 b. Which support memory loads/stores? .M .S .D .L 2. Memory Map a. How many external ranges exist on 'C6201? Four



5. Coding Problems a. Move contents of A0-->A1 MV .L1 A0, A1 or ADD .S1 A0, 0, A1 or MPY .M1 A0, 1, A1 (what's the problem with this?) Change 2 Stdc 125 Dr. Nim Debooms Record University. (c) Texas Instruments 2001

