


Chapter 2 TMS320C6000 Architectural Overview

Learning Objectives

- ◆ Describe C6000 CPU architecture.
- ◆ Introduce some basic instructions.
- ◆ Describe the C6000 memory map.
- ◆ Provide an overview of the peripherals.

General DSP System Block Diagram



Implementation of Sum of Products (SOP)

It has been shown in Chapter 1 that SOP is the key element for most DSP algorithms.

So let's write the code for this algorithm and at the same time discover the C6000 architecture.

$$Y = \sum_{n=1}^N a_n * x_n$$

$$= a_1 * x_1 + a_2 * x_2 + \dots + a_N * x_N$$

Two basic operations are required for this algorithm.

- (1) **Multiplication**
- (2) **Addition**

Therefore two basic instructions are required

Implementation of Sum of Products (SOP)

So let's implement the SOP algorithm!

The implementation in this module will be done in assembly.

$$Y = \sum_{n=1}^N a_n * x_n$$

$$= a_1 * x_1 + a_2 * x_2 + \dots + a_N * x_N$$

Two basic operations are required for this algorithm.

- (1) **Multiplication**
- (2) **Addition**

Therefore two basic instructions are required

Multiply (MPY)

$$Y = \sum_{n=1}^N a_n * x_n$$

$$= a_1 * x_1 + a_2 * x_2 + \dots + a_N * x_N$$

The multiplication of a_1 by x_1 is done in assembly by the following instruction:

MPY a1, x1, Y

This instruction is performed by a multiplier unit that is called "M"

Multiply (.M unit)

.M

$$Y = \sum_{n=1}^{40} a_n * x_n$$

The .M unit performs multiplications in hardware

```
MPY .M a1, x1, Y
```

**Note: 16-bit by 16-bit multiplier provides a 32-bit result.
32-bit by 32-bit multiplier provides a 64-bit result.**

Chapter 2, Slide 7 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Add (?.) unit

.M

.?.

$$Y = \sum_{n=1}^{40} a_n * x_n$$

```
MPY .M a1, x1, prod
ADD .?. Y, prod, Y
```

Chapter 2, Slide 8 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Add (.L unit)

.M

.L

$$Y = \sum_{n=1}^{40} a_n * x_n$$

```
MPY .M a1, x1, prod
ADD .L Y, prod, Y
```

RISC processors such as the C6000 use registers to hold the operands, so lets change this code.

Chapter 2, Slide 9 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Register File - A

Register File A

A0	a1
A1	x1
A2	
A3	prod
	Y
	⋮
A15	

← 32-bits →

↔ .M

↔ .L

$$Y = \sum_{n=1}^{40} a_n * x_n$$

```
MPY .M a1, x1, prod
ADD .L Y, prod, Y
```

Let us correct this by replacing a, x, prod and Y by the registers as shown above.

Chapter 2, Slide 10 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Specifying Register Names

Register File A

A0	a1
A1	x1
A2	
A3	prod
	Y
	⋮
A15	

← 32-bits →

↔ .M

↔ .L

$$Y = \sum_{n=1}^{40} a_n * x_n$$

```
MPY .M A0, A1, A3
ADD .L A4, A3, A4
```

The registers A0, A1, A3 and A4 contain the values to be used by the instructions.

Chapter 2, Slide 11 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Specifying Register Names

Register File A

A0	a1
A1	x1
A2	
A3	prod
	Y
	⋮
A15	

← 32-bits →

↔ .M

↔ .L


$$Y = \sum_{n=1}^{40} a_n * x_n$$

```
MPY .M A0, A1, A3
ADD .L A4, A3, A4
```

Register File A contains 16 registers (A0 -A15) which are 32-bits wide.

Chapter 2, Slide 12 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Data loading




Q: How do we load the operands into the registers?

Chapter 3, Slide 13

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Load Unit ".D"




Q: How do we load the operands into the registers?

A: The operands are loaded into the registers by loading them from the memory using the .D unit.

Chapter 3, Slide 14

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Load Unit ".D"




It is worth noting at this stage that the only way to access memory is through the .D unit.

Chapter 3, Slide 15

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Load Instruction




Q: Which instruction(s) can be used for loading operands from the memory to the registers?

Chapter 3, Slide 16

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Load Instructions (LDB, LDH,LDW,LDDW)



Q: Which instruction(s) can be used for loading operands from the memory to the registers?

A: The load instructions.


Chapter 3, Slide 17

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Using the Load Instructions

Before using the load unit you have to be aware that this processor is byte addressable, which means that each byte is represented by a unique address.

Also the addresses are 32-bit wide.



Chapter 3, Slide 18

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Using the Load Instructions

The syntax for the load instruction is:


LD *Rn,Rm

Where:

Rn is a register that contains the address of the operand to be loaded

and

Rm is the destination register.



Chapter 2, Slide 19


Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Using the Load Instructions

The syntax for the load instruction is:

LD *Rn,Rm

The question now is how many bytes are going to be loaded into the destination register?



Chapter 2, Slide 20

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Using the Load Instructions


The syntax for the load instruction is:

LD *Rn,Rm

The answer, is that it depends on the instruction you choose:

- LDB: loads one byte (8-bit)
- LDH: loads half word (16-bit)
- LDW: loads a word (32-bit)
- LDDW: loads a double word (64-bit)

Note: LD on its own does not exist.



Chapter 2, Slide 21

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Using the Load Instructions

The syntax for the load instruction is:

LD *Rn,Rm

Example:

If we assume that A5 = 0x4 then:

- (1) LDB *A5,A7; gives A7 = 0x00000001
- (2) LDH *A5,A7; gives A7 = 0x00000201
- (3) LDW *A5,A7; gives A7 = 0x04030201
- (4) LDDW *A5,A7:A6; gives A7:A6 = 0x0807060504030201



Chapter 2, Slide 22

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004


Using the Load Instructions

The syntax for the load instruction is:

LD *Rn,Rm

Question:

If data can only be accessed by the load instruction and the .D unit, how can we load the register pointer Rn in the first place?



Chapter 2, Slide 23

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Loading the Pointer Rn

- ◆ The instruction MVKL will allow a move of a 16-bit constant into a register as shown below:

MVKL .? a,A5

(*a* is a constant or label)

- ◆ How many bits represent a full address?

32 bits

- ◆ So why does the instruction not allow a 32-bit move?

All instructions are 32-bit wide (see instruction opcode).

Chapter 2, Slide 24

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Loading the Pointer Rn

- To solve this problem another instruction is available:

MVKH

eg. `MVKH .? a, A5`

ah	al	a
ah	x	A5

('a' is a constant or label)

- Finally, to move the 32-bit address to a register we can use:

<code>MVKL</code>	<code>a, A5</code>
<code>MVKH</code>	<code>a, A5</code>

Chapter 2, Slide 25

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Loading the Pointer Rn

- Always use `MVKL` then `MVKH`, look at the following examples:

Example 1

`A5 = 0x87654321`

<code>MVKL</code>	<code>0x1234FABC, A5</code>
<code>A5 = 0xFFFFFABC</code>	(sign extension)

<code>MVKH</code>	<code>0x1234FABC, A5</code>
<code>A5 = 0x1234FABC</code>	; OK

Example 2


<code>MVKH</code>	<code>0x1234FABC, A5</code>
<code>A5 = 0x12344321</code>	

<code>MVKL</code>	<code>0x1234FABC, A5</code>
<code>A5 = 0xFFFFFABC</code>	; Wrong

Chapter 2, Slide 26

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

LDH, MVKL and MVKH



Chapter 2, Slide 27

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Creating a loop

So far we have only implemented the SOP for one tap only, i.e.

$$Y = a_1 * x_1$$

So let's create a loop so that we can implement the SOP for N Taps.

<code>MVKL</code>	<code>pt1, A5</code>
<code>MVKH</code>	<code>pt1, A5</code>
<code>MVKL</code>	<code>pt2, A6</code>
<code>MVKH</code>	<code>pt2, A6</code>
<code>LDH</code>	<code>.D *A5, A0</code>
<code>LDH</code>	<code>.D *A6, A1</code>
<code>MPY</code>	<code>.M A0, A1, A3</code>
<code>ADD</code>	<code>.L A4, A3, A4</code>

Chapter 2, Slide 28

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Creating a loop

So far we have only implemented the SOP for one tap only, i.e.

$$Y = a_1 * x_1$$

So let's create a loop so that we can implement the SOP for N Taps.

With the C6000 processors there are no dedicated instructions such as block repeat. The loop is created using the B instruction.

What are the steps for creating a loop

1. Create a label to branch to.
2. Add a branch instruction, B.
3. Create a loop counter.
4. Add an instruction to decrement the loop counter.
5. Make the branch conditional based on the value in the loop counter.

Chapter 2, Slide 29

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Chapter 2, Slide 30

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

1. Create a label to branch to

```

MVKL    pt1, A5
MVKH    pt1, A5
MVKL    pt2, A6
MVKH    pt2, A6

loop    LDH  .D  *A5, A0
        LDH  .D  *A6, A1
        MPY  .M  A0, A1, A3
        ADD  .L  A4, A3, A4
    
```


2. Add a branch instruction, B.

```


MVKL    pt1, A5
MVKH    pt1, A5
MVKL    pt2, A6
MVKH    pt2, A6

loop    LDH  .D  *A5, A0
        LDH  .D  *A6, A1
        MPY  .M  A0, A1, A3
        ADD  .L  A4, A3, A4
        B   .?  loop
    
```


Which unit is used by the B instruction?




Which unit is used by the B instruction?



3. Create a loop counter.



4. Decrement the loop counter



5. Make the branch conditional based on the value in the loop counter

- What is the syntax for making instruction conditional?

[condition] Instruction Label

e.g.

```
[B1] B loop
```

- The **condition** can be one of the following registers: A1, A2, B0, B1, B2.
- Any instruction can be conditional.

Chapter 2, Slide 37 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

5. Make the branch conditional based on the value in the loop counter

- The condition can be inverted by adding the exclamation symbol “!” as follows:

[!condition] Instruction Label

e.g.

```
[!B0] B loop ;branch if B0 = 0
[B0] B loop ;branch if B0 != 0
```

Chapter 2, Slide 38 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

5. Make the branch conditional

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5, A0
      LDH .D *A6, A1
      MPY .M A0, A1, A3
      ADD .L A4, A3, A4
      SUB .S B0, 1, B0
[B0] B .S loop
  
```

Chapter 2, Slide 39 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

More on the Branch Instruction (1)

- With this processor all the instructions are encoded in a 32-bit.
- Therefore the label must have a dynamic range of less than 32-bit as the instruction B has to be coded.

- Case 1: B .S1 *label*
 - Relative branch.
 - Label limited to +/- 2²⁰ offset.

Chapter 2, Slide 40 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

More on the Branch Instruction (2)

- By specifying a register as an operand instead of a label, it is possible to have an absolute branch.
- This will allow a dynamic range of 2³².

- Case 2: B .S2 *register*
 - Absolute branch.
 - Operates on .S2 ONLY!

Chapter 2, Slide 41 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Testing the code

This code performs the following operations:

$$a_0 * x_0 + a_1 * x_1 + a_2 * x_2 + \dots + a_n * x_n$$

However, we would like to perform:

$$a_0 * x_0 + a_1 * x_1 + a_2 * x_2 + \dots + a_n * x_n$$

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5, A0
      LDH .D *A6, A1
      MPY .M A0, A1, A3
      ADD .L A4, A3, A4
      SUB .S B0, 1, B0
[B0] B .S loop
  
```

Chapter 2, Slide 42 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Modifying the pointers

The solution is to modify the pointers

A5 and A6.

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5, A0
     LDH .D *A6, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
    
```

Chapter 2, Slide 43

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Indexing Pointers

Syntax	Description	Pointer Modified
--------	-------------	------------------

*R	Pointer	No
----	---------	----

In this case the pointers are used but not modified.

R can be any register

Chapter 2, Slide 44

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Indexing Pointers

Syntax	Description	Pointer Modified
*R	Pointer	No
*+R[disp]	+ Pre-offset	No
*-R[disp]	- Pre-offset	No

In this case the pointers are modified **BEFORE** being used and **RESTORED** to their previous values.

- [disp] specifies the number of elements size in DW (64-bit), W (32-bit), H (16-bit), or B (8-bit).
- disp = R or 5-bit constant.
- R can be any register.

Chapter 2, Slide 45

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Indexing Pointers

Syntax	Description	Pointer Modified
--------	-------------	------------------

*R	Pointer	No
----	---------	----

*+R[disp]	+ Pre-offset	No
-------------	--------------	----

*-R[disp]	- Pre-offset	No
-------------	--------------	----

*++R[disp]	Pre-increment	Yes
--------------	---------------	-----

*--R[disp]	Pre-decrement	Yes
--------------	---------------	-----

In this case the pointers are modified **BEFORE** being used and **NOT RESTORED** to their Previous Values.

Chapter 2, Slide 46

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Indexing Pointers

Syntax	Description	Pointer Modified
*R	Pointer	No
*+R[disp]	+ Pre-offset	No
*-R[disp]	- Pre-offset	No
*++R[disp]	Pre-increment	Yes
*--R[disp]	Pre-decrement	Yes
*R++[disp]	Post-increment	Yes
*R--[disp]	Post-decrement	Yes

In this case the pointers are modified **AFTER** being used and **NOT RESTORED** to their Previous Values.

Chapter 2, Slide 47

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Indexing Pointers

Syntax	Description	Pointer Modified
--------	-------------	------------------

*R	Pointer	No
----	---------	----

*+R[disp]	+ Pre-offset	No
-------------	--------------	----

*-R[disp]	- Pre-offset	No
-------------	--------------	----

*++R[disp]	Pre-increment	Yes
--------------	---------------	-----

*--R[disp]	Pre-decrement	Yes
--------------	---------------	-----

*R++[disp]	Post-increment	Yes
--------------	----------------	-----

*R--[disp]	Post-decrement	Yes
--------------	----------------	-----

- [disp] specifies # elements - size in DW, W, H, or B.
- disp = R or 5-bit constant.
- R can be any register.

Chapter 2, Slide 48

Dr. Naam Dabhoorn, Bristol University, (c) Texas Instruments, 2004

Modify and testing the code

This code now performs the following operations:

$$a_0 * x_0 + a_1 * x_1 + a_2 * x_2 + \dots + a_N * x_N$$

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5++, A0
     LDH .D *A6++, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
    
```

Chapter 2, Slide 49

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Store the final result

This code now performs the following operations:

$$a_0 * x_0 + a_1 * x_1 + a_2 * x_2 + \dots + a_N * x_N$$

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5++, A0
     LDH .D *A6++, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
     STH .D A4, *A7
    
```

Chapter 2, Slide 50

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Store the final result

The Pointer A7 has not been initialised.

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 count, B0

loop LDH .D *A5++, A0
     LDH .D *A6++, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
     STH .D A4, *A7
    
```

Chapter 2, Slide 51

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Store the final result

The Pointer A7 is now initialised.

```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 pt3, A7
MVKH .S2 pt3, A7
MVKL .S2 count, B0

loop LDH .D *A5++, A0
     LDH .D *A6++, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
     STH .D A4, *A7
    
```

Chapter 2, Slide 52

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

What is the initial value of A4?

A4 is used as an accumulator, so it needs to be reset to zero.


```

MVKL .S2 pt1, A5
MVKH .S2 pt1, A5
MVKL .S2 pt2, A6
MVKH .S2 pt2, A6
MVKL .S2 pt3, A7
MVKH .S2 pt3, A7
MVKL .S2 count, B0
ZERO .L A4
loop LDH .D *A5++, A0
     LDH .D *A6++, A1
     MPY .M A0, A1, A3
     ADD .L A4, A3, A4
     SUB .S B0, 1, B0
[B0] B .S loop
     STH .D A4, *A7
    
```

Chapter 2, Slide 53




Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Increasing the processing power!



Chapter 2, Slide 54

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004



The answer is YES but there are limitations.

- ◆ To exchange operands between the two sides, some cross paths or links are required.

What is a cross path?


- ◆ A cross path links one side of the CPU to the other.
- ◆ There are two types of cross paths:
 - ◆ Data cross paths.
 - ◆ Address cross paths.

Chapter 2, Slide 58 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Data Cross Paths

- ◆ Data cross paths can also be referred to as register file cross paths.
- ◆ These cross paths allow operands from one side to be used by the other side.
- ◆ There are only two cross paths:
 - ◆ one path which conveys data from side B to side A, 1X.
 - ◆ one path which conveys data from side A to side B, 2X.

Chapter 2, Slide 59 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004




Data Cross Paths

- ◆ Data cross paths only apply to the **.L**, **.S** and **.M** units.
- ◆ The data cross paths are very useful, however there are some limitations in their use.

Chapter 2, Slide 61

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Data Cross Path Limitations




- (1) The destination register must be on same side as unit.
- (2) Source registers - up to one cross path per execute packet per side.

Execute packet: group of instructions that execute simultaneously.

Chapter 2, Slide 62

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Data Cross Path Limitations



eg:


```
ADD .L1x A0,A1,B2
MPY .M1x A0,B6,A9
SUB .S1x A8,B2,A8
|| ADD .L1x A0,B0,A2
```

|| Means that the SUB and ADD belong to the same fetch packet, therefore execute simultaneously.

Chapter 2, Slide 63

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Data Cross Path Limitations



eg:


```
ADD .L1x A0,A1,B2
MPY .M1x A0,B6,A9
SUB .S1x A8,B2,A8
|| ADD .L1x A0,B0,A2
```

NOT VALID!

Chapter 2, Slide 64

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004


Data Cross Paths for both sides



Chapter 2, Slide 65

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Address cross paths








- (1) The pointer must be on the same side of the unit.



```
LDW.D1T1 *A0,A5
STW.D1T1 A5,*A0
```

Chapter 2, Slide 66

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004



- ### Conditions Don't Use Cross Paths
- ◆ If a conditional register comes from the opposite side, it does **NOT** use a data or address cross-path.
 - ◆ Examples:
- ```
[B2] ADD .L1 A2,A0,A4
[A1] LDW .D2 *B0,B5
```
- Chapter 2, Slide 72 Dr. Naim Dabbas, Bristol University, (c) Texas Instruments, 2004



- ### Cross Paths - Summary
- ✓ **Data**
    - Destination register on same side as unit.
    - Source registers - up to one cross path per execute packet per side.
    - Use "x" to indicate cross-path.
  - ✓ **Address**
    - Pointer must be on same side as unit.
    - Data can be transferred to/from either side.
    - Parallel accesses: both cross or neither cross.
  - ✓ **Conditionals Don't Use Cross Paths.**
- Chapter 2, Slide 75 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### Code Review (using side A only)

$$Y = \sum_{n=1}^{40} a_n * x_n$$

|           |     |            |                        |
|-----------|-----|------------|------------------------|
| MVK       | .S1 | 40, A2     | ; A2 = 40, loop count  |
| loop: LDH | .D1 | *A5++, A0  | ; A0 = a(n)            |
| LDH       | .D1 | *A6++, A1  | ; A1 = x(n)            |
| MPY       | .M1 | A0, A1, A3 | ; A3 = a(n) * x(n)     |
| ADD       | .L1 | A3, A4, A4 | ; Y = Y + A3           |
| SUB       | .L1 | A2, 1, A2  | ; decrement loop count |
| [A2] B    | .S1 | loop       | ; if A2 ≠ 0, branch    |
| STH       | .D1 | A4, *A7    | ; *A7 = Y              |

Note: Assume that A4 was previously cleared and the pointers are initialised.

Chapter 2, Slide 76 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

Let us have a look at the final details concerning the functional units.

Consider first the case of the .L and .S units.

Chapter 2, Slide 77 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

- ### Operands - 32/40-bit Register, 5-bit Constant
- ◆ **Operands can be:**
    - 5-bit constants (or 16-bit for MVKL and MVKH).
    - 32-bit registers.
    - 40-bit Registers.
  - ◆ However, we have seen that registers are only 32-bit.
- So where do the 40-bit registers come from?
- Chapter 2, Slide 78 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant

- ◆ A 40-bit register can be obtained by concatenating two registers.
- ◆ However, there are 3 conditions that need to be respected:
  - ◆ The registers must be from the same side.
  - ◆ The first register must be even and the second odd.
  - ◆ The registers must be consecutive.

Chapter 2, Slide 79

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant

- ◆ All combinations of 40-bit registers are shown below:


| 40-bit Reg |      | 40-bit Reg |      |
|------------|------|------------|------|
| odd        | even | odd        | even |
| 8          | 32   | 8          | 32   |
| A1:A0      |      | B1:B0      |      |
| A3:A2      |      | B3:B2      |      |
| A5:A4      |      | B5:B4      |      |
| A7:A6      |      | B7:B6      |      |
| A9:A8      |      | B9:B8      |      |
| A11:A10    |      | B11:B10    |      |
| A13:A12    |      | B13:B12    |      |
| A15:A14    |      | B15:B14    |      |

Chapter 2, Slide 80

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant

instr .unit <src>, <src>, <dst>




Chapter 2, Slide 81

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant

instr .unit <src>, <src>, <dst>




Chapter 2, Slide 82

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant

instr .unit <src>, <src>, <dst>




Chapter 2, Slide 83

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## Operands - 32/40-bit Register, 5-bit Constant


instr .unit <src>, <src>, <dst>




Chapter 2, Slide 84

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004


### Operands - 32/40-bit Register, 5-bit Constant



### Operands - 32/40-bit Register, 5-bit Constant



### Operands - 32/40-bit Register, 5-bit Constant



### Register to register data transfer

- To move the content of a register (A or B) to another register (B or A) use the move "MV" Instruction, e.g.:
 

```
MV A0, B0
MV B6, B7
```
- To move the content of a control register to another register (A or B) or vice-versa use the MVC instruction, e.g.:
 

```
MVC IFR, A0
MVC A0, IRP
```

### TMS320C6000 Instruction Set

### 'C62x Instruction Set (by category)

|                                                                                                                                                              |                                                                                                                                                        |                                                                                                                                    |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| <b>Arithmetic</b><br>ABS<br>ADD<br>ADDA<br>ADDK<br>ADD2<br>MPY<br>MPYH<br>NEG<br>SMPY<br>SMPYH<br>SADD<br>SAT<br>SSUB<br>SUB<br>SUBA<br>SUBC<br>SUB2<br>ZERO | <b>Logical</b><br>AND<br>CMPEQ<br>CMPGT<br>CMPLT<br>NOT<br>OR<br>SHL<br>SHR<br>SSSL<br>XOR<br><br><b>Bit Mgmt</b><br>CLR<br>EXT<br>LMBD<br>NORM<br>SET | <b>Data Mgmt</b><br>LDB/H/W<br>MV<br>MVC<br>MVK<br>MVKL<br>MVKH<br>MVKLH<br>STB/H/W<br><br><b>Program Ctrl</b><br>B<br>IDLE<br>NOP |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|

Note: Refer to the 'C6000 CPU Reference Guide for more details.

### 'C62x Instruction Set (by unit)

| .S Unit |       | .L Unit |      |
|---------|-------|---------|------|
| ADD     | MVKLH | ABS     | NOT  |
| ADDK    | NEG   | ADD     | OR   |
| ADD2    | NOT   | AND     | SADD |
| AND     | OR    | CMPEQ   | SAT  |
| B       | SET   | CMPGT   | SSUB |
| CLR     | SHL   | CMPPLT  | SUB  |
| EXT     | SHR   | LMBD    | SUBC |
| MV      | SSHL  | MV      | XOR  |
| MVC     | SUB   | NEG     | ZERO |
| MVK     | SUB2  | NORM    |      |
| MVKL    | XOR   |         |      |
| MVKH    | ZERO  |         |      |

| .M Unit |       |
|---------|-------|
| MPY     | SMPY  |
| MPYH    | SMPYH |

| Other |      |
|-------|------|
| NOP   | IDLE |

Note: Refer to the 'C6000 CPU Reference Guide for more details.

Chapter 2, Slide 91 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 'C6700: Superset of Fixed-Point (by unit)

| .S Unit |      |          | .L Unit |      |         |
|---------|------|----------|---------|------|---------|
| ADD     | NEG  | ABS      | ABS     | NOT  | ADDSP   |
| ADDK    | NOT  | ABSDP    | ADD     | OR   | ADDDP   |
| ADD2    | OR   | CMPEQSP  | AND     | SADD | SUBSP   |
| AND     | SET  | CMPEQ    | CMPEQ   | SAT  | SUBDP   |
| B       | SHL  | CMPPLTSP | CMPGT   | SSUB | INTDP   |
| CLR     | SHR  | CMPGTDP  | CMPPLT  | SUB  | INTDP   |
| EXT     | SSHL | CMPEQDP  | LMBD    | SUBC | SPINT   |
| MV      | SUB  | CMPPLTDP | MV      | XOR  | DPINT   |
| MVC     | SUB2 | RCPS     | NEG     | ZERO | SPRTUNC |
| MVK     | XOR  | RSORSP   | NORM    |      | DPTRUNC |
| MVKL    | ZERO | RSORDP   |         |      | DPSP    |
| MVKH    |      | SPDP     |         |      |         |

| .M Unit |       |       |
|---------|-------|-------|
| MPY     | SMPY  | MPYSP |
| MPYH    | SMPYH | MPYDP |
| MPYL    |       | MPYID |

| No Unit Used |      |
|--------------|------|
| NOP          | IDLE |

Note: Refer to the 'C6000 CPU Reference Guide for more details.

Chapter 2, Slide 92 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### Superset of Fixed-Point

Registers (A0 - A31)  
Registers (B0 - B31)

'C62x: Dual 32-Bit Load/Store  
'C64x: Dual 64-Bit Load/Store  
'C67x: Dual 64-Bit Load/32-Bit Store

Chapter 2, Slide 93 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 'C64x: Superset of 'C62x

| .S              |              |             | .L              |              |  |
|-----------------|--------------|-------------|-----------------|--------------|--|
| Dual/Quad Arith | Data Pack/Un | Compares    | Dual/Quad Arith | Data Pack/Un |  |
| SADD2           | PACK2        | CMPEQ2      | ABS2            | PACK2        |  |
| SADDUS2         | PACKH2       | CMPEQ4      | ADD2            | PACKH2       |  |
| SADD4           | PACKLH2      | CMPGT2      | ADD4            | PACKLH2      |  |
| Bitwise Logical | PACKHL2      | CMPGT4      | MAX             | PACKHL2      |  |
| ANDN            | UNPKHU4      | Branches/PC | MIN             | PACKH4       |  |
| Shifts & Merge  | UNPKLU4      | BDEC        | SUB2            | PACKL4       |  |
| SHR2            | SWAP2        | BPOS        | SUB4            | PACKL4       |  |
| SHRU2           | SPACK2       | BNOP        | SUBABS4         | UNPKHU4      |  |
| SHLMB           | SPACKU4      | ADDKPC      |                 | UNPKLU4      |  |
| SHRMB           |              |             | Bitwise Logical | SWAP2/4      |  |
|                 |              |             | ANDN            |              |  |
|                 |              |             | Shift & Merge   |              |  |
|                 |              |             | SHLMB           |              |  |
|                 |              |             | SHRMB           |              |  |

| .D              |               | .M            |                |
|-----------------|---------------|---------------|----------------|
| Dual Arithmetic | Mem Access    | Load Constant | Bit Operations |
| ADD2            | LDDW          | MVK (5-bit)   | BITC4          |
| SUB2            | LDNW          |               | BITR           |
| Bitwise Logical | LDNDW         |               | DEAL           |
| AND             | STDW          |               | SHFL           |
| ANDN            | STNDW         |               | SHVL           |
| OR              |               |               | SSHL           |
| XOR             |               |               | SSHL           |
| Address Calc.   | Load Constant |               | MVD            |
| ADDAD           | MVK (5-bit)   |               |                |

Chapter 2, Slide 94 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### TMS320C6000 Memory

Chapter 2, Slide 95 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### Memory size per device

| Devices             | Internal                                  | EMIFA                     | EMIFB                    |
|---------------------|-------------------------------------------|---------------------------|--------------------------|
| C6201, C6701        | P = 64 kB                                 |                           |                          |
| C6204, C6205        | D = 64 kB                                 |                           |                          |
| C6202               | P = 256 kB<br>D = 128 kB                  | 52M Bytes (32-bits wide)  | N/A                      |
| C6203               | P = 384 kB<br>D = 512 kB                  |                           |                          |
| C6211, C6711        | L1P = 4 kB<br>L1D = 4 kB<br>L2 = 64 kB    | 128M Bytes (32-bits wide) | N/A                      |
| C6712               |                                           | 64M Bytes (16-bits wide)  |                          |
| C6713               | L1P = 4 kB<br>L1D = 4 kB<br>L2 = 256 kB   | 128M Bytes (32-bits wide) | N/A                      |
| C6411, DM642        | L1P = 16 kB<br>L1D = 16 kB<br>L2 = 256 kB | 128M Bytes (32-bits wide) | N/A                      |
| C6414, C6415, C6416 | L1P = 16 kB<br>L1D = 16 kB<br>L2 = 1 MB   | 256M Bytes (64-bits wide) | 64M Bytes (16-bits wide) |

Chapter 2, Slide 96 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004



## Internal Memory Summary

| Devices                 | Internal (L2) | External                             |
|-------------------------|---------------|--------------------------------------|
| C6211<br>C6711<br>C6713 | 64 kB         | 512M (32-bit wide)                   |
| C6712                   | 256 kB        | 512M (16-bit wide)                   |
| Devices                 | Internal (L2) | External                             |
| C6414<br>C6415<br>C6416 | 1 MB          | A: 1GB (64-bit)<br>B: 256kB (16-bit) |
| DM642                   | 256 kB        | 1GB (64-bit)                         |
| C6411                   | 256 kB        | 256MB (32-bit)                       |

LINK: TMS320C6000 DSP Generation

Chapter 2, Slide 97


Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004

## TMS320C6000 Peripherals

Chapter 2, Slide 98

Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004


## 'C6x System Block Diagram



Chapter 2, Slide 100

Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004


## 'C6x Internal Buses



Chapter 2, Slide 100

Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004


## 'C6x System Block Diagram



Chapter 2, Slide 101







Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004







## 'C6x System Block Diagram




Chapter 2, Slide 102

Dr. Naïm Dabbous, Bristol University, (c) Texas Instruments, 2004







- ### 'C6x Family Part Numbering
- ◆ Example = TMS320LC6201PKGA200
    - TMS320 = TI DSP
    - L = Place holder for voltage levels
    - C6 = C6x family
    - 2 = Fixed-point core
    - 01 = Memory/peripheral configuration
    - PKG = Pkg designator (actual letters TBD)
    - A = -40 to 85C (blank for 0 to 70C)
    - 200 = Core CPU speed in Mhz
- Chapter 2, Slide 116 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

- ### Module 1 Exam
1. Functional Units
    - a. How many can perform an ADD? Name them.
    - b. Which support memory loads/stores?  
.M .S .D .L
  2. Memory Map
    - a. How many external ranges exist on 'C6201?
- Chapter 2, Slide 117 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

- ### 3. Conditional Code
- a. Which registers can be used as cond'l registers?
  - b. Which instructions can be conditional?
- ### 4. Performance
- a. What is the 'C6711 instruction cycle time?
  - b. How can the 'C6711 execute 1200 MIPS?
- Chapter 2, Slide 118 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

- ### 5. Coding Problems
- a. Move contents of A0-->A1
- Chapter 2, Slide 119 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

- ### 5. Coding Problems
- a. Move contents of A0-->A1
  - b. Move contents of CSR-->A1
  - c. Clear register A5
- Chapter 2, Slide 120 Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 5. Coding Problems (cont'd)

d.  $A2 = A0^2 + A1$

e. If  $(B1 \neq 0)$  then  $B2 = B5 * B6$

f.  $A2 = A0 * A1 + 10$

g. Load an *unsigned* constant (19ABCh) into register A6.

Chapter 2, Slide 121

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 5. Coding Problems (cont'd)

h. Load A7 with contents of mem1 and post-increment the selected pointer.

Chapter 2, Slide 122

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### Module 1 Exam (solution)

#### 1. Functional Units

a. How many can perform an ADD? Name them.

six; .L1, .L2, .D1, .D2, .S1, .S2

b. Which support memory loads/stores?

.M .S .D .L

#### 2. Memory Map

a. How many external ranges exist on 'C6201?

Four

Chapter 2, Slide 123

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 3. Conditional Code

a. Which registers can be used as cond'l registers?

A1, A2, B0, B1, B2

b. Which instructions can be conditional?

All of them

### 4. Performance

a. What is the 'C6711 instruction cycle time?

CLKOUT1

b. How can the 'C6711 execute 1200 MIPs?

1200 MIPs = 8 instructions (units) x 150 MHz

Chapter 2, Slide 124

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 5. Coding Problems

a. Move contents of A0-->A1

MV .L1 A0, A1  
or ADD .S1 A0, 0, A1  
or MPY .M1 A0, 1, A1 (what's the problem with this?)

Chapter 2, Slide 125

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

### 5. Coding Problems

a. Move contents of A0-->A1

MV .L1 A0, A1  
or ADD .S1 A0, 0, A1  
or MPY .M1 A0, 1, A1 (A0 can only be a 16-bit value)

b. Move contents of CSR-->A1

MVC CSR, A1

c. Clear register A5

ZERO .S1 A5  
or SUB .L1 A5, A5, A5  
or MPY .M1 A5, 0, A5  
or CLR .S1 A5, 0, 31, A5  
or MVK .S1 0, A5  
or XOR .L1 A5, A5, A5

Chapter 2, Slide 126

Dr. Naim Dabbous, Bristol University, (c) Texas Instruments, 2004

## 5. Coding Problems (cont'd)

d.  $A2 = A0^2 + A1$

```
MPY.M1 A0, A0, A2
ADD.L1 A2, A1, A2
```

e. If  $(B1 \neq 0)$  then  $B2 = B5 * B6$

```
[B1] MPY.M2 B5, B6, B2
```

f.  $A2 = A0 * A1 + 10$

```
MPY A0, A1, A2
ADD 10, A2, A2
```

g. Load an *unsigned* constant (19ABCh) into register A6.

```
value .equ 0x00019abc
mvkl .s1 0x00019abc, a6
mvkh .s1 0x00019abc, a6
```

```
mvkl.s1 value, a6
mvkh.s1 value, a6
```

Chapter 2, Slide 127

Dr. Naim Dabbas, Beirut University, (c) Texas Instruments, 2004

## 5. Coding Problems (cont'd)

h. Load A7 with contents of mem1 and post-increment the selected pointer.



```
load_mem1: MVKL .S1 mem1, A6
 MVKH .S1 mem1, A6
 LDH .D1 *A6++, A7
```

Chapter 2, Slide 128

Dr. Naim Dabbas, Beirut University, (c) Texas Instruments, 2004

## Architecture

### ◆ Links:

- ◆ C6711 data sheet: <tms320c6711.pdf>
- ◆ C6713 data sheet: <tms320c6713.pdf>
- ◆ C6416 data sheet: <tms320c6416.pdf>
- ◆ User guide: <spru189f.pdf>
- ◆ Errata: <sprz173c.pdf>

Chapter 2, Slide 129

Dr. Naim Dabbas, Beirut University, (c) Texas Instruments, 2004

Chapter 2  
TMS320C6000 Architectural  
Overview  
- End -